收藏本站
AD7322
Preliminary Technical Data
TERMINOLOGY
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Offset Code Error
This applies to Straight Binary output coding. It is the deviation
of the first code transition (00 . . . 000) to (00 . . . 001) from the
ideal, i.e., AGND + 1 LSB.
Offset Error Match
This is the difference in Offset Error between any two input
channels.
Gain Error
This applies to Straight Binary output coding. It is the deviation
of the last code transition (111 . . . 110) to (111 . . . 111) from the
ideal (i.e., 4 x VRef – 1 LSB, 2 x V
REF
–1 LSB, V
REF
–1 LSB) after
the offset error has been adjusted out.
Gain Error Match
This is the difference in Gain Error between any two input
channels channels.
Bipolar Zero Code Error
This applies when using twos complement output coding and a
bipolar Analog Input. It is the deviation of the midscale
transition (all 1s to all 0s) from the ideal V
IN
voltage, i.e., AGND
- 1 LSB.
Bipolar Zero Code Error Match
This refers to the difference in Bipolar Zero Code Error
between any two input channels.
Positive Full Scale Error
This applies when using twos complement output coding and
any of the bipolar Analog Input ranges. It is the deviation of the
last code transition (011…110) to (011…111) from the ideal (
+4 x V
REF
- 1 LSB, + 2 x V
REF
– 1 LSB, + V
REF
– 1 LSB) after the
bipolar Zero Code Error has been adjusted out.
Positive Full Scale Error Match
This is the difference in Positive Full Scale error between any
two input channels.
Negative Full Scale Error
This applies when using twos complement output coding and
any of the bipolar Analog Input ranges. This is the deviation of
the first code transition (10…000) to (10…001) from the ideal
(i.e., - 4 x V
REF
+ 1 LSB, - 2 x V
REF
+ 1 LSB, - V
REF
+ 1 LSB) after
the Bipolar Zero Code Error has been adjusted out.
Negative Full Scale Error Match
This is the difference in Negative Full Scale error between any
two input channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track mode after the
fifteenth SCLK falling edge. Track-and-hold acquisition time is
the time required for the output of the track-and-hold amplifier
to reach its final value, within ±1/2 LSB, after the end of
conversion.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the
output of the A/D converter. The signal is the rms amplitude of
the fundamental. Noise is the sum of all non-fundamental
signals up to half the sampling frequency (f
S
/2), excluding dc.
The ratio is dependent on the number of quantization levels in
the digitization process; the more levels, the smaller the
quantization noise. The theoretical signal to (noise + distortion)
ratio for an ideal N-bit converter with a sine wave input is given
by:
Signal to (Noise + Distortion) = (6.02N + 1.76) dB
Thus for a 13-bit converter, this is 80.02 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7322 it is defined as:
1
2
6
2
5
2
4
2
3
2
2
log
20
)
(
V
V
V
V
V
V
dB
THD
+
+
+
+
=
where V
1
is the rms amplitude of the fundamental and V
2
, V
3
,
V
4
, V
5
and V
6
are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2 and excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it will
be a noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between any two channels. It is measured by applying
a full-scale, 400 kHz sine wave signal to all unselected input
channels and determining how much that signal is attenuated in
Rev. PrE | Page 8 of 18
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-AD7323CB 500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7324CB 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7327CB 500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7328CB 8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD73311LEB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EZ Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73322LEB Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
相关代理商/技术参数
EVALCONTROLBRD23 制造商:AD 制造商全称:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
EVAL-CONTROLBRD23 制造商:AD 制造商全称:Analog Devices 功能描述:Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23
EVAL-CONTROLBRD24 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS, 12-Bit ADCs
EVAL-CONTROLBRD25 制造商:AD 制造商全称:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
EVAL-CONTROLBRD27 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
EVAL-CONTROLBRD2Z 制造商:Analog Devices 功能描述:LINEAR ICS - EVALUATION BOARD
EVAL-CONTROLBRD2Z3 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
EVAL-CONTROLBRD3 制造商:Analog Devices 功能描述: